Quantcast
Channel: Breaking The Three Laws » Debug
Viewing all articles
Browse latest Browse all 31

Innovation Increases Design Visibility and Boosts Performance of FPGA-based Prototypes

$
0
0

I just noticed (late) that the latest release of HAPS ProtoCompiler, 2016.03 is available. The new release can be found under SolvNet here. (A SolvNet ID and a valid HAPS ProtoCompiler license will be needed for download.)

The new release includes capabilities which reduce the time to first prototype even more than we do today, greater design visibility with new and automated debug features, automated performance boosting methods and many more like support for UPF 2.1 as blogged about a while back.

The two capabilities which caught my eye were the new HAPS Global State Visibility and the performance improving HAPS Timing Aware System Route.

HAPS Global State Visibibility

HAPS Global State Visibility, HAPS GSV, delivers a method to capture all register values in a non-intrusive fashion, meaning no instrumentation needed. This is an on-demand design visibility capability which is incredibly valuable to help debug issues immediately. Even better, you are not debugging complex FPGA specific register names, the HAPS ProtoCompiler flow maps the data back into the original RTL golden source namespace. So cool.

HAPS Timing Aware System Route

One of the other capabilities which impressed me (well done R&D), is the enhanced HAPS timing aware system route. The HAPS system route phase automatically selects the optimal multiplexing (HSTDM) ratios based on the over design and specific path’s slack. In most cases this new level of automation is delivering ~10% increase in the HAPS prototypes performance.

Look out for a new blog starting soon: https://blogs.synopsys.com/hittingthemark/

To SUBSCRIBE use the Subscribe link in the left hand navigation bar.


Viewing all articles
Browse latest Browse all 31

Latest Images

Trending Articles





Latest Images